First Cap Layer <u>22</u>	
Channel Layer <u>20</u>	
Substrate <u>10</u>	

Figure 1A

Mask <u>30</u>		Mask <u>30</u>
	First Cap Layer 22	
	Channel Layer <u>20</u>	
	Substrate <u>10</u>	

Figure 1B

Mask <u>30</u>	Second Cap Layer <u>24</u>	Mask <u>30</u>		
	First Cap Layer 22			
Channel Layer <u>20</u>				
	Substrate <u>10</u>			

Figure 1C

	Additional Layer(s) <u>26</u>			
Mask <u>30</u>	Second Cap Layer <u>24</u>	Mask <u>30</u>		
	First Cap Layer 22			
Channel Layer <u>20</u>				
	Substrate <u>10</u>			

Figure 1D




Figure 1E




Figure 2




Figure 3

Ohmic Contact 40'				Ohmic Contact 40'
Additional Layer <u>26"</u>	-			Additional Layer <u>26"</u>
Second Cap Layer 24'"		Gate Contact 42		Second Cap Layer 24'''
		First Cap Layer 22'"		
		Channel Layer 20'	·	
		Buffer Layer <u>12</u>		
		Substrate <u>10'</u>		

Figure 4




Figure 5




Figure 6